

1/8




Fig. 1

2 / 8




Fig. 2

3 / 8




Fig. 3

4 / 8




Fig. 4

5 / 8




Fig. 5

6 / 8

V	Index	Way	Bank	Error Bit	ECC/Data
---	-------	-----	------	-----------	----------


48a 

Fig. 6

V	Address	Error Bit	ECC/Data
---	---------	-----------	----------


48b 

Fig. 7

7/8




Fig. 8

8 / 8




Fig. 9